

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/761,539	01/16/2001	William J. Dally	2789.2010-000	5876
24319	7590 11/29/2006	EXAMINER		INER
LSI LOGIC CORPORATION 1621 BARBER LANE			CHANG, RICHARD	
MS: D-106			ART UNIT	PAPER NUMBER
MILPITAS, CA 95035			2616	

DATE MAILED: 11/29/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		09/761,539	DALLY, WILLIAM J.		
		Examiner	Art Unit		
		Richard Chang	2616		
	The MAILING DATE of this communication app	pears on the cover sheet with the c	correspondence address		
THE - Exter after - If the - If NO - Failu	ORTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period or to reply within the set or extended period for reply will, by statute	36(a). In no event, however, may a reply be tin y within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from s, cause the application to become ABANDONE	nely filed rs will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
earne	reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	g date of this communication, even if timely filed	I, may reduce any		
Status					
1)⊠	Responsive to communication(s) filed on <u>09/05/2006</u> .				
2a)⊠	This action is FINAL . 2b) ☐ This	ction is FINAL . 2b) This action is non-final.			
3) 🗌	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Dispositi	on of Claims				
5)⊠ 6)⊠ 7)⊠	Claim(s) 7 and 29 is/are objected to.				
Applicati	on Papers				
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>26 March 2001</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Example 1.	a)⊠ accepted or b)⊡ objected to drawing(s) be held in abeyance. Sec tion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority ι	ınder 35 U.S.C. § 119		•		
12) a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureausee the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage		
Attachmen	t(s)				
2) Notic 3) Inforr	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	(PTO-413) ate Patent Application (PTO-152)		

Art Unit: 2616

DETAILED ACTION

Response to Amendment

1. Applicant's arguments and amendment filed on 09/05/2006, with respect to claims 1, 3, 6-16, 18-19 and 21-29 have been fully considered but are not persuasive except claim 27.

Claims 2, 4, 17 and 20 had been canceled.

Claims 28-29 are newly added.

Response to argument

2. Applicant appears to argue that the Examiner previously admitted the limitation of "the write address generator generates the write address from a count of a local frame counter synchronized to the input data frame and the read address generator transforms a global frame counter to generate the read address" is not taught by the reference US patent No. 6,674,752 ("Colizzi et al."). However, after carefully reviewing and considering the reference, the examiner is convinced that the limitation is suggested in Colizzi. Colizzi et al. teach a method and apparatus of switch matrix using independent read and write memory access for time slot interchange such that the memory is nonontiguoually addressed and space mapped by the predecoder by storing subframes to the random access memory is controlled by the write address control memory (WCM) out of alignment with the global frame clock, in a received order and reading subframes from the random access memory is controlled by the read address

Art Unit: 2616

control memory (RCM) in interchanged order and aligned to the global frame clock (See Fig. 4, Col. 5, lines 38-54) and further teaches that the access of its memory addresses is driven by the memory counters which also controls read control memories which at the same time changes synchronously its operating mode to read mode (See Fig. 4, Col. 6, lines 12-26). As such the limitation is met since memory addressing synchronization alignment scheme using counters is obvious and in common practice in the art, which is at least taught by Colizzi et al.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 3, 5-6, 8-10 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over US patent No. 6,778,529 ("Field et al.") in view of US patent No. 6,674,752 ("Colizzi et al.").

Regarding claims 1 and 28, Field et al. teach a and method for a telecommunications synchronous switch node (time-slot interchanger) for interchanging the order of subframes of data (within an input data frame wherein each 125 microsecond frame period is divided into 256 subframes) comprising of

a global frame clock (a systems clock which is used to derive the 125 microsecond frame pulse for synchronization) (See Fig. 32, Col. 32, lines 12 - 26),

Art Unit: 2616

an interchange random access memory (switch memory 656) receiving the input data frame at an input (where the traffic may be directly received at the switch interface 650), out of alignment with the global frame clock (where the switch interface 650 provides the ingress TDM traffic storage independent of the global frame clock) (See Fig. 33, Col. 32, lines 27 - 62).

Field et al. teach substantially all the claimed invention but did not disclose expressly the particular application involving limitations of

"a write address generator which addresses the random access memory to write subframes, out of alignment with the global frame clock, in a received order", and

"a read address generator which addresses the random access memory to read subframes in interchanged order and aligned to the global frame clock"

Colizzi et al. teach a method and apparatus of switch matrix using independent read and write memory access for time slot interchange such that the memory is nonontiguously addressed and space mapped by the predecoder by storing subframes to the random access memory is controlled by the write address control memory (WCM) out of alignment with the global frame clock, in a received order and reading subframes from the random access memory is controlled by the read address control memory (RCM) in interchanged order and aligned to the global frame clock (See Fig. 4, Col. 5, lines 38-54).

At the time the invention was made, therefore, it would have been obvious to one of ordinary skill in the art to which the invention pertains to combine Colizzi et al. with Field et al. to obtain a telecommunication synchronous time slot interchanging switch

Art Unit: 2616

and to take advantage of providing a write address control memory (WCM) to store subframes to the random access memory, out of alignment with the global frame clock, in a received order and a read address Control Memory (RCM) to read subframes from the random access memory in interchanged order and aligned to the global frame clock.

The motivation to do so would have been to use independent read and write memory access for time slot interchange where storing subframes to the random access memory is controlled by the write address control memory out of alignment with the global frame clock, in a received order and reading subframes from the random access memory is controlled by the read address control memory in interchanged order and aligned to the global frame clock, as suggested by Colizzi et al. in Col. 5, lines 38-54.

<u>Regarding claims 3</u>, as discussed above, Colizzi et al. further teaches that a global frame counter count is used to access a random access memory (See Fig. 4, Col. 5, lines 38-54).

At the time the invention was made, therefore, it would have been obvious to one of ordinary skill in the art to which the invention pertains to combine Colizzi et al. with Field et al. to obtain a telecommunication synchronous time slot interchanging switch and to take advantage of using a global frame counter count is used to access a random access memory.

The motivation to do so would have been to use a global frame counter count is used to access a random access memory, as suggested by Colizzi et al. in Col. 5, lines 38-54.

Art Unit: 2616

Regarding claims 5-6, these claim have limitation that is similar to those of claim 1 and the official notice indicates that it is common to divide the temporarily storage memory into more then one buffer to support ping-pong type buffer swapping operations, and obviously the counter may support various buffer lengths, thus it is rejected with the same rationale applied against claim 1 above.

Regarding claims 8-9, these claim have limitation that is similar to those of claim 1 and the official notice indicates that the temporarily storage memory may be commonly a random access memory where noncontiguous addressing or the other way is merely a design choice, thus it is rejected with the same rationale applied against claim 1 above.

Regarding claim 10, this claim has limitation that is similar to those of claim 9, and the official notice indicates that the total number of how many decoder in the predecoder is merely the designer's choice within a reasonable range, thus it is rejected with the same rationale applied against claim 9 above.

5. Claims 11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over US patent No. 6,778,529 ("Field et al.") in view of US patent No. 6,674,752 ("Colizzi et al.") and further in view of US patent No. 5,303,077 ("Buttle et al.").

<u>Regarding claim 13</u>, as discussed above, Colizzi et al. and Field et al. teach substantially all the claimed invention but did not disclose expressly the particular application involving limitations of

"at least one switch of at least one stage comprising a time-slot interchanger".

Art Unit: 2616

Buttle et al. teach an Optical switch and switching module, thus supports SONET STS-M frames, therefor wherein block 17 in dashed lines enclosing the time slot interchangers and the space switch 13 to indicate such a functional unit (at least one switch of at least one stage comprising a time-slot interchanger) (See Fig. 1, Col. 5, lines 30-52).

At the time the invention was made, therefore, it would have been obvious to one of ordinary skill in the art to which the invention pertains to combine Buttle et al. with Colizzi et al. and Field et al. in order to obtain a time slot interchanger and to take advantage of the time slot interchangers and the space switch capable of the subframe interchange.

The motivation to do so would have been to accommodate a multi-stage digital cross connect switch and to take advantage of the time slot interchangers and the space switch capable of the subframe interchange, as suggested by Buttle et al in Col. 5, lines 30-52.

<u>Regarding claims 11-12</u>, as discussed above, Field et al. further teaches that this synchronous switch system and method is applied to SONET STS-M frames and the interchange random access memory are supported (See Fig. 2, Col. 5, lines 43-65).

Allowable Subject Matter

7. Claims 14-16, 18-19 and 21-27 are allowed.

Art Unit: 2616

Claims 7 and 29 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and if no art rejection can be applied.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Richard Chang whose telephone number is (571) 272-3129. The examiner can normally be reached on Monday - Friday from 8 AM to 5 PM.

Art Unit: 2616

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on (571) 272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

だし rkc

Richard Chang Patent Examiner Art Unit 2616

> HASSAN KIZOU SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2600